#### CS406: Compilers Spring 2021

#### Week 11: Local Optimizations - Register Allocation, Instruction Scheduling

(slide courtesy: Prof. Milind Kulkarni)

### Register Allocation

• Simple code generation (in CSE example): use a register for each temporary, load from a variable on each read, store to a variable at each write

•What are the problems?

•Real machines have a limited number of registers – one register per temporary may be too many

• Loading from and storing to variables on each use may produce a lot of redundant loads and stores

## Register Allocation

- •Goal: allocate temporaries and variables to registers to:
	- •Use only as many registers as machine supports
	- •Minimize loading and storing variables to memory (keep variables in registers when possible)
	- •Minimize putting temporaries on stack ("spilling")

#### Global vs. Local

•Same distinction as global vs. local CSE •Local register allocation is for a single basic block

•Global register allocation is for an entire function (but not interprocedural – why?)

*When we handle function calls, registers are pushed/popped from stack*

# Top-down register allocation

- For each basic block
	- Find the number of references of each variable
	- Assign registers to variables with the most references
- **Details**  $\bullet$ 
	- Keep some registers free for operations on unassigned variables and spilling
	- Store dirty registers at the end of BB (i.e., registers which have variables assigned to them)
		- Do not need to do this for temporaries (why?)  $\bullet$

# Bottom-up register allocation

- Smarter approach:  $\bullet$ 
	- Free registers once the data in them isn't used anymore
- Requires calculating liveness
	- A variable is live if it has a value that may be used in the future
- Easy to calculate if you have a single basic block:
	- Start at end of block, all local variables marked dead  $\bullet$ 
		- If you have multiple basic blocks, all local variables defined in the block should be live (they may be used in the future)
	- When a variable is used, mark as live, record use
	- When a variable is defined, record def, variable dead above this
	- Creates chains linking uses of variables to where they were defined
- We will discuss how to calculate this across BBs later

### Liveness Example

• What is live in this code?

1:  $A = B + C$ 2:  $C = A + B$  $3: T1 = B + C$ 4:  $T2 = T1 + C$ 5:  $D = T2$  $6: F = A + B$ 7:  $B = E + D$ 8: A = C + D  $9: T3 = A + B$ 10: WRITE(T3)



#### **Comments**

Used T3 Used A, B Killed T3 Used C, D Killed A Used E, D Killed B Used A, B Killed E Used T2, Killed D Used T1, C Killed T2 Used B, C Killed T1 Used A, B Killed C Used B, C Killed A

## Bottom-up register allocation

```
For each tuple op A B C in a BB, do
  R_x = ensure(A)
  R_y = ensure(B)
  if A dead after this tuple, free(R_x)if B dead after this tuple, free(R_y)R_z = allocate(C) //could use R_x or R_ygenerate code for op
  mark Rz dirty
At end of BB, for each dirty register
  generate code to store register into appropriate variable
```
We will present this as if A, B, C are variables in memory. Can be modified to assume that A, B and C are in virtual registers, instead

## Bottom-up register allocation

#### ensure(opr)

```
if opr is already in register r
   return r
else
   r = allocate(opr)
```
generate load from opr into r

return r

#### $free(r)$

if r is marked dirty and variable is live generate store mark r as free

```
allocate(opr)
```
if there is a free r choose r

else

choose r to free

 $free(r)$ 

mark r associated with opr

return r



#### Exercise

*Do bottom-up register allocation with 3 registers. When choosing a register to allocate always choose the lowest numbered one available. When choosing register to spill, choose the non-dirty register that will be used farthest in future. If all registers are dirty, choose the one that is used farthest in future. In case of*

a *tie,* choose the lowest numbered register.  $A = B + C$ 



## Instruction Scheduling

## Instruction Scheduling

- Code generation has created a sequence of assembly instructions
- But that is not the only valid order in which instructions could be executed!



Different orders can give you better performance, more instruction level parallelism, etc.

## Why do Instruction Scheduling?

- Not all instructions are the same
	- Loads tend to take longer than stores, multiplies tend to take longer than adds
- Hardware can overlap execution of instructions (pipelining)
	- Can do some work while waiting for a load to complete
- Hardware can execute multiple instructions at the same  $\bullet$ time (superscalar)
	- Hardware has multiple functional units  $\bullet$

## Why do Instruction Scheduling? Contd..

- VLIW (very long instruction word)  $\bullet$ 
	- Popular in the 1990s, still common in some DSPs
	- Relies on compiler to find best schedule for instructions, manage instruction-level parallelism
	- Instruction scheduling is vital
- Out-of-order superscalar  $\bullet$ 
	- Standard design for most CPUs (some low energy chips, like in phones, may be in-order)
	- Hardware does scheduling, but in limited window of  $\bullet$ instructions
	- Compiler scheduling still useful to make hardware's life easier

## How to do Instruction Scheduling?

- Consider constraints on schedule:
	- •Data dependences between instructions
	- •Resource constraints
- •Schedule instructions while respecting constraints
	- •List scheduling
	- •Height-based heuristic

#### Data dependence constraints

• Are all instruction orders legal?



• Dependences between instructions prevent reordering

## Data dependences

- Variables/registers defined in one instruction are used in a later instruction: flow dependence
- Variables/registers used in one instruction are overwritten by a later instruction: anti dependence
- Variables/registers defined in one instruction are overwritten by a later instruction: output dependence
- Data dependences prevent instructions from being  $\bullet$ reordered, or executed at the same time.

# Other constraints

- $\bullet$  Some architectures have more than one ALU
	- $a = b * c$ These instructions do not have any dependence. Can be executed in parallel  $d = e + f$
- But what if there is only one ALU?
	- Cannot execute in parallel
	- If a multiply takes two cycles to complete, cannot even  $\bullet$ execute the second instruction immediately after the first
- **Resource constraints** are limitations of the hardware that prevent instructions from executing at a certain time

## Representing constraints

- **Dependence** constraints and **resource** constraints limit valid orders of instructions
- Instruction scheduling goal:
	- For each instruction in a program (basic block), assign it a scheduling slot
	- Which functional unit to execute on, and when
	- As long as we obey all of the constraints
- So how do we represent constraints?

# Data dependence graph

- Graph that captures data dependence constraints
- Each node represents one instruction
- Each edge represents a dependence from one instruction to another
- Label edges with instruction latency (how long the first instruction takes to complete  $\rightarrow$  how long we have to wait before scheduling the second instruction)

- ADD takes I cycle
- MUL takes 2 cycles
- LD takes 2 cycles
- ST takes I cycle

 $LD A, R I$  $LD B, R2$  $R3 = R1 + R2$  $LD C, R4$  $R5 = R4 * R2$  $R6 = R3 + R5$ **ST R6, D** 



# **Reservation tables**

- Represent resource constraints using reservation tables
- For each instruction, table shows which functional units are occupied in each cycle the instruction executes
	- $\bullet$  # rows: latency of instruction
	- $\bullet$  # columns: number of functional units
	- $T[i][j]$  marked  $\Leftrightarrow$  functional unit j occupied during cycle *i* 
		- Caveat: some functional units are *pipelined*: instruction takes multiple cycles to complete, but only occupies the unit for the first cycle
- Some instructions have multiple ways they can execute: one table per variant

- Two ALUs, fully pipelined
- One LD/ST unit, not pipelined
- ADDs can execute on ALU0 or ALUI
- MULs can execute on ALU0 only
- LOADs and STOREs both occupy the LD/ST unit

![](_page_24_Picture_23.jpeg)

- Two ALUs, fully pipelined
- One LD/ST unit, *not pipelined*

![](_page_25_Picture_29.jpeg)

- Two ALUs, fully pipelined
- One LD/ST unit, *not pipelined*
- ADDs can execute on ALU0 or ALU1

![](_page_26_Picture_56.jpeg)

**ALU0 ALU1 LD/ST** X

ADD (1) ADD (2)

- Two ALUs, fully pipelined
- One LD/ST unit, *not pipelined*
- ADDs can execute on ALU0 or ALU1
- MULs can execute on ALU0 only

![](_page_27_Picture_49.jpeg)

MUL

- Two ALUs, fully pipelined
- One LD/ST unit, *not pipelined*
- ADDs can execute on ALU0 or ALU1
- MULs can execute on ALU0 only
- •LOADs and STOREs can execute on LD/ST unit only

![](_page_28_Picture_68.jpeg)

![](_page_28_Picture_69.jpeg)

LOAD STORE

![](_page_29_Figure_1.jpeg)

## Using tables

![](_page_30_Figure_1.jpeg)

# **Scheduling**

- Can use these constraints to schedule a program
- Data dependence graph tells us what instructions are  $\bullet$ available for scheduling (have all of their dependences satisfied)
- Reservation tables help us build schedule by telling us  $\bullet$ which functional units are occupied in which cycle

## List scheduling

- 1. Start in cycle 0
- 2. For each cycle
	- 1. Determine which instructions are available to execute
	- 2. From list of instructions, pick one to schedule, and place in schedule
	- 3. If no more instructions can be scheduled, move to next cycle

![](_page_32_Picture_39.jpeg)

#### List scheduling - Example

![](_page_33_Figure_1.jpeg)

## List scheduling

 $I.LDA, RI$ 2. LD B, R2  $3. R3 = R1 + R2$ 4. LD C, R4  $5. R5 = R4 * R2$  $6. R6 = R3 + R5$ 7. ST R6, D

![](_page_34_Picture_22.jpeg)

# Height-based scheduling

- Important to prioritize instructions  $\bullet$ 
	- Instructions that have a lot of downstream instructions dependent on them should be scheduled earlier
- Instruction scheduling NP-hard in general, but **height-** $\bullet$ **based scheduling** is effective
- Instruction height  $=$  latency from instruction to farthest-away  $\bullet$ leaf
	- Leaf node height  $=$  instruction latency
	- Interior node height  $= max($ heights of children  $+$ instruction latency)
- Schedule instructions with highest height first  $\bullet$

![](_page_36_Figure_0.jpeg)

#### 37

## Height-based list scheduling

 $I.LDA, RI$ 2. LD B, R2  $3. R3 = R1 + R2$ 4. LD C, R4  $5. R5 = R4 * R2$  $6. R6 = R3 + R5$ 7. ST R6, D

![](_page_37_Picture_22.jpeg)

## Instruction Scheduling - Exercise

•2 ALUs (fully pipelined) and one LD/ST unit (not pipelined) are available. •Either of the ALUs can execute ADD (1 cycle). Only one of the ALUs can execute MUL (2 cycles).

•LDs take up an ALU for 1 cycle and LD/ST unit for two cycles.

•STs take up an ALU for 1 cycle and LD/ST unit for one cycle.

*i) Draw reservation tables, ii)DAG for the code shown iii) schedule using height based list scheduling.*

![](_page_38_Picture_207.jpeg)