# CS406: Compilers Spring 2020

Week 9: Local Optimizations (CSE, Register Allocation), Instruction Scheduling

(Slides courtesy: Prof. Milind Kulkarni)

# Common subexpression elimination

 Goal: remove redundant computation, don't calculate the same expression multiple times

 Difficulty: how do we know when the same expression will produce the same result?

 This becomes harder with pointers (how do we know when B is killed?)

# Common subexpression elimination

- Two varieties of common subexpression elimination (CSE)
- Local: within a single basic block
  - Easier problem to solve (why?)
- Global: within a single procedure or across the whole program
  - Intra- vs. inter-procedural
  - More powerful, but harder (why?)
  - Will come back to these sorts of "global" optimizations later

### CSE in practice

- Idea: keep track of which expressions are "available" during the execution of a basic block
  - Which expressions have we already computed?
  - Issue: determining when an expression is no longer available
    - This happens when one of its components is assigned to, or "killed."
- Idea: when we see an expression that is already available, rather than generating code, copy the temporary
  - Issue: determining when two expressions are the same

### Maintaining available expressions

- For each 3AC operation in a basic block
  - Create name for expression (based on lexical representation)
  - If name not in available expression set, generate code, add it to set
    - Track register that holds result of and any variables used to compute expression
  - If name in available expression set, generate move instruction
  - If operation assigns to a variable, kill all dependent expressions

Available expression(s) 3 Address Code Killed {} ADD A B T1 ADD T1 C T2 ADD A B T3 ADD T1 T2 C ADD T1 C T4 ADD T3 T2 D

**Generated Code** expression(s) (assembly) add a b r1

Available expression(s) 3 Address Code Killed **Generated Code** expression(s) (assembly) ADD A B T1 add a b r1  $\{\text{"A} + B"\}$ ADD T1 C T2 add r1 c r2 ADD A B T3 ADD T1 T2 C ADD T1 C T4 ADD T3 T2 D

Available expression(s) 3 Address Code Killed **Generated Code** expression(s) (assembly) {} add a b r1 ADD A B T1  $\{\text{"A} + B"\}$ add r1 c r2 ADD T1 C T2 mov r1 r3  $\{\text{"A + B", "T1 + C"}\}\$ ADD A B T3 ADD T1 T2 C ADD T1 C T4 ADD T3 T2 D

```
3 Address Code
               Available expression(s)
                                             Killed
                                                     Generated Code
                                          expression(s)
                                                       (assembly)
                 {}
                                                     add a b r1
ADD A B T1
               {\text{"A} + B"}
                                                     add r1 c r2
ADD T1 C T2
                \{\text{"A + B", "T1 + C"}\}\
                                                     mov r1 r3
ADD A B T3
                {"A + B", "T1 + C"} |{"T1+C"}| add r1 r2 r5
ADD T1 T2 C
ADD T1 C T4
ADD T3 T2 D
```

3 Address Code	Available expression(s)	Killed expression(s)	Generated Code (assembly)
ADD A B T1	{}		add a b r1
ADD T1 C T2 ADD A B T3	{"A + B"} {"A + B", "T1 + C"}		add r1 c r2 mov r1 r3
	$\{\text{"A + B", "T1 + C"}\}$	{"T1+C"}	add r1 r2 r5
ADD T1 C T4	{"A + B", "T1 + T2"}		add r1 c r4
ADD T3 T2 D			

3 Address Code	Available expression(s)		Generated Code (assembly)
ADD A B T1	{}		add a b r1
ADD T1 C T2	{"A + B"}		add r1 c r2
ADD A B T3	{"A + B", "T1 + C"}		mov r1 r3
ADD T1 T2 C	$\{\text{"A + B", } \text{"T1 + C"}\}$	{"T1+C"}	add r1 r2 r5 <mark>st r5 c</mark>
ADD T1 C T4	{"A + B", "T1 + T2"}		add r1 c r4
ADD T3 T2 D	{"A + B", "T1 + T2", "T1 + C"}		add r3 r2 r6 st r6 d

3 Address Code	Available expression(s)	Killed Generated Code expression(s) (assembly)
ADD A B T1	{}	add a b r1
ADD T1 C T2	{"A + B"}	add r1 c r2
ADD A B T3	{"A + B", "T1 + C"}	mov r1 r3
ADD T1 T2 C	$\{\text{"A + B", } \text{"T1 + C"}\}$	{"T1+C"} add r1 r2 r5 st r5 c
ADD T1 C T4	{"A + B", "T1 + T2"}	add r1 c r4
ADD T3 T2 D	{"A + B", "T1 + T2", "T1 + C"}	add r3 r2 r6 st r6 d
	{"A + B", "T1 + T2", "T1 + C", "T3 + T2"}	

### Downsides (CSE)

 What are some downsides to this approach? Consider the two highlighted operations

#### Three address code

```
+ A B T1
+ T1 C T2
+ A B T3
+ T1 T2 C
+ T1 C T4
+ T3 T2 D
```

#### Generated code

```
ADD A B R1
ADD R1 C R2
MOV R1 R3
ADD R1 R2 R5; ST R5 C
ADD R1 C R4
ADD R3 R2 R6; ST R6 D
```

### Downsides (CSE)

 What are some downsides to this approach? Consider the two highlighted operations

#### Three address code

#### Generated code

```
ADD A B R1
ADD R1 C R2
MOV R1 R3
ADD R1 R2 R5; ST R5 C
ADD R1 C R4
ST R5 D
```

T1 and T3 compute the same expression. This can be handled by an optimization called *value numbering*.

### Aliasing

 One of the biggest problems in compiler analysis is to recognize aliases – different names for the same location in memory

exercise: are T1 and T3 aliased in previous example?

- •Why do aliases occur?
  - Pointers referring to the same location
  - •Function calls passing the same reference in two arguments
  - Arrays referencing the same element
  - Unions
- •What problems does aliasing pose for CSE?
  - •when talking about "live" and "killed" values in optimizations like CSE, we're talking about particular variable names
  - •In the presence of aliasing, we may not know which variables get killed when a location is written to

### Memory disambiguation

- Most compiler analyses rely on memory disambiguation
  - Otherwise, they need to be too conservative and are not useful
- Memory disambiguation is the problem of determining whether two references point to the same memory location
  - Points-to and alias analyses try to solve this
  - Will cover basic pointer analyses in a later lecture

### Register Allocation

• Simple code generation (in CSE example): use a register for each temporary, load from a variable on each read, store to a variable at each write

- •What are the problems?
  - •Real machines have a limited number of registers one register per temporary may be too many
  - Loading from and storing to variables on each use may produce a lot of redundant loads and stores

### Register Allocation

- •Goal: allocate temporaries and variables to registers to:
  - Use only as many registers as machine supports
  - •Minimize loading and storing variables to memory (keep variables in registers when possible)
  - Minimize putting temporaries on stack ("spilling")

### Global vs. Local

- Same distinction as global vs. local CSE
  - Local register allocation is for a single basic block
  - •Global register allocation is for an entire function (but not interprocedural why?)

When we handle function calls, registers are pushed/popped from stack

### Top-down register allocation

- For each basic block
  - Find the number of references of each variable
  - Assign registers to variables with the most references
- Details
  - Keep some registers free for operations on unassigned variables and spilling
  - Store dirty registers at the end of BB (i.e., registers which have variables assigned to them)
    - Do not need to do this for temporaries (why?)

### Bottom-up register allocation

- Smarter approach:
  - Free registers once the data in them isn't used anymore
- Requires calculating liveness
  - A variable is live if it has a value that may be used in the future
- Easy to calculate if you have a single basic block:
  - Start at end of block, all local variables marked dead
    - If you have multiple basic blocks, all local variables defined in the block should be live (they may be used in the future)
  - When a variable is used, mark as live, record use
  - When a variable is defined, record def, variable dead above this
  - Creates chains linking uses of variables to where they were defined
- We will discuss how to calculate this across BBs later

What is live in this code?

1: 
$$A = B + C$$

$$2: C = A + B$$

$$3: T1 = B + C$$

$$4: T2 = T1 + C$$

$$5: D = T2$$

6: 
$$E = A + B$$

7: 
$$B = E + D$$

$$8: A = C + D$$

9: 
$$T3 = A + B$$

10: WRITE(T3)

Live

Comments

{}

Used T3

Live

What is live in this code?

$$1: A = B + C$$

$$2: C = A + B$$

$$3: T1 = B + C$$

$$4: T2 = T1 + C$$

$$5: D = T2$$

6: 
$$E = A + B$$

7: 
$$B = E + D$$

$$8: A = C + D$$

9: 
$$T3 = A + B$$

#### **Comments**

Used A, B Killed T3 Used T3

What is live in this code?

$$1: A = B + C$$

$$2: C = A + B$$

$$3: T1 = B + C$$

$$4: T2 = T1 + C$$

$$5: D = T2$$

6: 
$$E = A + B$$

7: 
$$B = E + D$$

$$8: A = C + D$$

9: 
$$T3 = A + B$$

10: WRITE(T3)

{A, B}

{T3}

#### Comments

Used C, D Killed A

Used A, B Killed T3

Used T3

What is live in this code?

$$1: A = B + C$$

$$2: C = A + B$$

$$3: T1 = B + C$$

$$4: T2 = T1 + C$$

$$5: D = T2$$

6: 
$$E = A + B$$

7: 
$$B = E + D$$

$$8: A = C + D$$

9: 
$$T3 = A + B$$

10: WRITE(T3)

#### Live

#### **Comments**

Used E, D Killed B

Used C, D Killed A

Used A, B Killed T3

Used T3

What is live in this code?

$$1: A = B + C$$

$$2: C = A + B$$

$$3: T1 = B + C$$

$$4: T2 = T1 + C$$

$$5: D = T2$$

6: 
$$E = A + B$$

7: 
$$B = E + D$$

$$8: A = C + D$$

9: 
$$T3 = A + B$$

#### Live

What is live in this code?

1: 
$$A = B + C$$

$$2: C = A + B$$

$$3: T1 = B + C$$

$$4: T2 = T1 + C$$

$$5: D = T2$$

$$6: E = A + B$$

7: 
$$B = E + D$$

$$8: A = C + D$$

9: 
$$T3 = A + B$$

10: WRITE(T3)

#### Live

#### {A, B, C, D}

#### Comments

Used T2, Killed D

Used A, B Killed E

Used E, D Killed B

Used C, D Killed A

Used A, B Killed T3

Used T3

What is live in this code?

1: 
$$A = B + C$$

$$2: C = A + B$$

$$3: T1 = B + C$$

$$4: T2 = T1 + C$$

$$5: D = T2$$

$$6: E = A + B$$

7: 
$$B = E + D$$

$$8: A = C + D$$

9: 
$$T3 = A + B$$

#### Live

#### {A, B, C, T2}

What is live in this code?

1: 
$$A = B + C$$

$$2: C = A + B$$

$$3: T1 = B + C$$

$$4: T2 = T1 + C$$

$$5: D = T2$$

$$6: E = A + B$$

7: 
$$B = E + D$$

$$8: A = C + D$$

9: 
$$T3 = A + B$$

10: WRITE(T3)

#### Live

#### {A, B, C, T1}

What is live in this code?

#### 1: A = B + C

$$2: C = A + B$$

$$3: T1 = B + C$$

$$4: T2 = T1 + C$$

$$5: D = T2$$

6: 
$$E = A + B$$

7: 
$$B = E + D$$

$$8: A = C + D$$

9: 
$$T3 = A + B$$

10: WRITE(T3)

#### Live

### {A, B, C}

$$\{A, B, C, T1\}$$

#### {}

What is live in this code?

#### 1: A = B + C

$$2: C = A + B$$

$$3: T1 = B + C$$

$$4: T2 = T1 + C$$

$$5: D = T2$$

$$6: E = A + B$$

7: 
$$B = E + D$$

$$8: A = C + D$$

9: 
$$T3 = A + B$$

10: WRITE(T3)

#### Live

```
{A, B}
{A, B, C}
```

#### {}

#### **Comments**

Used B, C Killed A

Used A, B Killed C

Used B, C Killed T1

Used T1, C Killed T2

Used T2, Killed D

Used A, B Killed E

Used E, D Killed B

Used C, D Killed A

Used A, B Killed T3

Used T3

### Bottom-up register allocation

```
For each tuple op A B C in a BB, do R_x = ensure(A)
R_y = ensure(B)
if A dead after this tuple, free(R_x)
if B dead after this tuple, free(R_y)
R_z = \frac{allocate(C)}{could use R_x or R_y}
generate code for op mark R_z dirty

At end of BB, for each dirty register generate code to store register into appropriate variable
```

We will present this as if A, B, C are variables in memory.
 Can be modified to assume that A, B and C are in virtual registers, instead

### Bottom-up register allocation

```
ensure(opr)

if opr is already in register r

return r

else

r = allocate(opr)

generate load from opr into r

return r
```

```
free(r)

if r is marked dirty and variable is live
generate store
mark r as free
```

```
allocate(opr)

if there is a free r

choose r

else

choose r to free

free(r)

mark r associated with opr

return r
```

## Bottom-up register allocation - Example

	Live	R1	R2	R3	<b>R4</b>
1: A = 7					
2: B = A + 2					
3: C = A + B					
4: D = A + B					
5: A = C + B					
6: $B = C + B$					
7: $E = C + D$					
8: $F = C + D$					
9: G = A + B					
10: H = E + F					
11: I = H + G					
12: WRITE(I)	{}				

## Bottom-up register allocation - Example

	Live	R1	R2	R3	<b>R4</b>	
1: A = 7					l	
2: B = A + 2						
3: C = A + B						
4: D = A + B						
5: A = C + B						
6: $B = C + B$						
7: $E = C + D$						
8: F = C + D						
9: G = A + B						
10: H = E + F						
11: $I = H + G$	{I}					
12: WRITE(I)	{}					
		1	ı			

## Bottom-up register allocation - Example

Live	R1	R2	R3	R4
{H, G}				
{I}				
{}				
	{H, G} {I}	{H, G} {I}	{H, G} {I}	{H, G} {I}

Live		R1	R2	R3	R4	
{E, F, G	i}					
{H, G}						
$\{\mathtt{I}\}$						
{}						
	{E, F, G {H, G} {I}	{E, F, G} {H, G} {I}	{E, F, G} {H, G} {I}	{E, F, G} {H, G} {I}	{E, F, G} {H, G} {I}	{E, F, G} {H, G}

Live	R1	R2	R3	R4	ı
{A, B, E, F}					
{E, F, G}					
{H, G}					
{I}					
{}					
	{A, B, E, F} {E, F, G} {H, G} {I}	{A, B, E, F} {E, F, G} {H, G} {I}	{A, B, E, F} {E, F, G} {H, G} {I}	{A, B, E, F} {E, F, G} {H, G} {I}	{A, B, E, F} {E, F, G} {H, G}

	Li	ve				R1	R2	R3	R4	ı
1: A = 7										
2: B = A + 2										
3: C = A + B										
4: D = A + B										
5: A = C + B										
6: $B = C + B$										
7: $E = C + D$	{A,	Β,	С,	D,	E}					
8: $F = C + D$	{A,	Β,	Ε,	F}						
9: $G = A + B$	{E,	F,	G}							
10: H = E + F	{H,	G}								
11: I = H + G	{I}									
12: WRITE(I)	{}									

	Live	R1	R2	R3	R4
1: A = 7					
2: B = A + 2					
3: C = A + B					
4: D = A + B					
5: A = C + B					
6: B = C + B	{A, B, C, D}				
7: E = C + D	{A, B, C, D, E	}			
8: $F = C + D$	{A, B, E, F}				
9: $G = A + B$	{E, F, G}				
10: H = E + F	{H, G}				
11: I = H + G	{I}				
12: WRITE(I)	{}				

	Live	R1	R2	R3	R4
1: A = 7					
2: B = A + 2					
3: C = A + B					
4: D = A + B					
5: A = C + B	{A, B, C, D}				
6: B = C + B	{A, B, C, D}				
7: E = C + D	{A, B, C, D, E}				
8: $F = C + D$	{A, B, E, F}				
9: $G = A + B$	{E, F, G}				
10: H = E + F	{H, G}				
11: I = H + G	{I}				
12: WRITE(I)	{}				

	Live	R1	R2	R3	R4
1: A = 7					
2: B = A + 2					
3: C = A + B					
4: D = A + B	{B, C, D}				
5: A = C + B	{A, B, C, D}				
6: $B = C + B$	{A, B, C, D}				
7: $E = C + D$	{A, B, C, D, E}	-			
8: $F = C + D$	{A, B, E, F}				
9: $G = A + B$	{E, F, G}				
10: H = E + F	{H, G}				
11: I = H + G	{I}				
12: WRITE(I)	{}				

	Live	R1	R2	R3	R4
1: A = 7					
2: B = A + 2					
3: C = A + B	{A, B, C}				
4: D = A + B	{B, C, D}				
5: A = C + B	{A, B, C, D}				
6: B = C + B	{A, B, C, D}				
7: E = C + D	{A, B, C, D, E}				
8: $F = C + D$	{A, B, E, F}				
9: $G = A + B$	{E, F, G}				
10: H = E + F	{H, G}				
11: I = H + G	{I}				
12: WRITE(I)	{}				

	Live	R1	R2	R3	<b>R4</b>
1: A = 7					
2: B = A + 2	{A, B}				
3: C = A + B	{A, B, C}				
4: D = A + B	{B, C, D}				
5: A = C + B	{A, B, C, D}				
6: $B = C + B$	{A, B, C, D}				
7: E = C + D	{A, B, C, D, E}				
8: $F = C + D$	{A, B, E, F}				
9: $G = A + B$	{E, F, G}				
10: H = E + F	{H, G}				
11: I = H + G	{I}				
12: WRITE(I)	{}				

	Live	R1	R2	R3	R4
1: A = 7	{A}				
2: B = A + 2	{A, B}				
3: C = A + B	{A, B, C}				
4: D = A + B	{B, C, D}				
5: A = C + B	{A, B, C, D}				
6: $B = C + B$	{A, B, C, D}				
7: $E = C + D$	{A, B, C, D, E}				
8: $F = C + D$	{A, B, E, F}				
9: $G = A + B$	{E, F, G}				
10: H = E + F	{H, G}				
11: I = H + G	{I}				
12: WRITE(I)	{}				

	LIVE	R1	R2	R3	R4	I
1: A = 7	{A}	<b>A</b> *				mov 7 A
2: B = A + 2	{A, B}					
3: C = A + B	{A, B, C}					
4: D = A + B	{B, C, D}					
5: A = C + B	{A, B, C, D}					
6: $B = C + B$	{A, B, C, D}					
7: $E = C + D$	{A, B, C, D, E}					
8: $F = C + D$	{A, B, E, F}					
9: $G = A + B$	{E, F, G}					
10: H = E + F	{H, G}					
11: I = H + G	{I}					
12: WRITE(I)	{}					4.0
						18

	Live	R1	R2	R3	R4	I
1: A = 7	{A}	<b>A</b> *				mov 7 A
2: B = A + 2	{A, B}	<b>A</b> *	B*			add r1 2 r2
3: C = A + B	{A, B, C}					
4: D = A + B	{B, C, D}					
5: A = C + B	{A, B, C, D}					
6: $B = C + B$	{A, B, C, D}					
7: $E = C + D$	{A, B, C, D, E}					
8: $F = C + D$	{A, B, E, F}					
9: G = A + B	{E, F, G}					
10: $H = E + F$	{H, G}					
11: $I = H + G$	{I}					
12: WRITE(I)	{}					
	1					18

	Live	R1 I	R2 R3	R4	
1: A = 7	{A}	<b>A</b> *			mov 7 A
2: B = A + 2	{A, B}		B*		add r1 2 r2
3: C = A + B	{A, B, C}	<b>A</b> *   <b>E</b>	3*  C*		add r1 r2 r3
4: D = A + B	{B, C, D}				
5: A = C + B	{A, B, C, D}				
6: $B = C + B$	{A, B, C, D}				
7: E = C + D	{A, B, C, D, E}				
8: F = C + D	{A, B, E, F}				
9: G = A + B	{E, F, G}				
10: H = E + F	{H, G}				
11: $I = H + G$	{I}				
12: WRITE(I)	{}				18
	l				10

	Liv	e e			R1	R2	R3	R4	I
1: A = 7	{A}				<b>A</b> *				mov 7 A
2: B = A + 2	{A, E	B}			<b>A</b> *	B*			add r1 2 r2
3: C = A + B	{A,	B, C}			<b>A</b> *	B*	C*		add r1 r2 r3
4: D = A + B	{B,	C, D}			D*	B*	C*	(	add r1 r2 r1 free r1 - dead
5: A = C + B	{A,	В, С,	D}						
6: $B = C + B$	{A,	В, С,	D}						
7: $E = C + D$	{A,	В, С,	D,	E}					
8: F = C + D	{A,	В, Е,	F}						
9: G = A + B	{E,	F, G}							
10: H = E + F	{H,	G}							
11: $I = H + G$	{I}								
12: WRITE(I)	{}								18

	Live	9		R1	R2	R3	R4	Ī	
1: A = 7	{A}			A*				mov 7	Α
2: B = A + 2	{A, B	3}		<b>A</b> *	B*			add ri	1 2 r2
3: C = A + B	{A, E	3, C}		<b>A</b> *	B*	<b>C</b> *		add ri	l r2 r3
4: $D = A + B$	{B, C	C, D}		D*	B*	<b>C</b> *	(	add ri	l r2 r1 1 - dead)
5: A = C + B	{A, E	3, C,	D}	D*	B*	<b>C</b> *	<b>A</b> *	add r	3 r2 r4
6: B = C + B	{A, E	3, C,	D}	D*	B*	C*	<b>A</b> *	add r	3 r2 r2
7: E = C + D	{A, E	В, С,	D, E	}					
8: $F = C + D$	{A, E	B, E,	F}						
9: G = A + B	{E, f	F, G}							
10: H = E + F	{H, (	G}							
11: $I = H + G$	{I}								
12: WRITE(I)	{}								
` '									18

	Li	ve				R1	R2	R3	R4	ı
1: A = 7	{A}					<b>A</b> *				mov 7 A
2: B = A + 2	{A,	B}				<b>A</b> *	B*			add r1 2 r2
3: C = A + B	{A,	Β,	<b>C</b> }			<b>A</b> *	B*	<b>C</b> *		add r1 r2 r3
4: D = A + B	{B,	С,	D}			D*	B*	C*	(	add r1 r2 r1 free r1 - dead)
5: A = C + B	{A,	Β,	С,	D}		D*	B*	<b>C</b> *	<b>A</b> *	add r3 r2 r4
6: $B = C + B$	{A,	Β,	С,	D}		D*	B*	C*	<b>A</b> *	add r3 r2 r2
7: E = C + D	{A,	Β,	С,	D,	E}	D*	E*		<b>A</b> *	st r2 B; add r3 r1 r2
8: F = C + D	{A,	Β,	Ε,	F}				, ,		<pre>2 - farthest, live and dirty)</pre>
9: G = A + B	{E,	F,	G}							
10: $H = E + F$	{H,	G}								
11: I = H + G	{I}									
12: WRITE(I)	{}									
; ; ; ; , , , , , , , , , , , , , , ,										18

	Li	ve				R1	R2	R3	R4	ı
1: A = 7	{A}					<b>A</b> *				mov 7 A
2: B = A + 2	{A,	B}				<b>A</b> *	B*			add r1 2 r2
3: C = A + B	{A,	Β,	<b>C</b> }			<b>A</b> *	B*	C*		add r1 r2 r3
4: D = A + B	{B,	С,	D}			D*	B*	<b>C</b> *	(	add r1 r2 r1 free r1 - dead)
5: A = C + B	{A,	Β,	С,	D}		D*	B*	C*	<b>A</b> *	add r3 r2 r4
6: $B = C + B$	{A,	Β,	С,	D}		D*	B*	<b>C</b> *	<b>A</b> *	add r3 r2 r2
7: $E = C + D$	{A,	Β,	С,	D,	E}	D*	E*	C*	<b>A</b> *	st r2 B; add r3 r1 r2
8: $F = C + D$	{A,	Β,	Ε,	F}		F*	E*		<b>A</b> *	add r1 r3 r1 (Free dead )
9: $G = A + B$	{E,	F,	G}							·
10: $H = E + F$	{H,	G}								
11: I = H + G	{I}									
12: WRITE(I)	{}									
										18

							<b></b> -	•	
Li	ive				R1	R2	R3	R4	I
{A}					<b>A</b> *				mov 7 A
{A,	B}				<b>A</b> *	B*			add r1 2 r2
{A,	Β,	<b>C</b> }			<b>A</b> *	B*	C*		add r1 r2 r3
{B,	С,	D}			D*	B*	C*	(	add r1 r2 r1 free r1 - dead)
{A,	Β,	С,	D}		D*	B*	<b>C</b> *	<b>A</b> *	add r3 r2 r4
{A,	Β,	С,	D}		D*	B*	<b>C</b> *	<b>A</b> *	add r3 r2 r2
{A,	Β,	С,	D,	E}	D*	E*	C*	<b>A</b> *	st r2 B; add r3 r1 r2
{A,	Β,	Ε,	F}		F*	E*		<b>A</b> *	add r1 r3 r1 (Free dead )
{E,	F,	G}			F*	E*	G*		ld b r3; add r4 r3 r3
{H,	G}					(1	oad		e B not in reg.
{I}								Free	dead regs)
{}									
									18
	{A} {A, {B, {A, {A, {A, {E, {H,	{A, B}, {B, C, A, B, A,	<pre>{A} {A, B} {A, B, C} {B, C, D} {A, B, C, {A, B, C, {A, B, C, {A, B, G, {H, G} {I}</pre>	<pre>{A} {A, B} {A, B, C} {B, C, D} {A, B, C, D} {A, B, C, D} {A, B, C, D, {A, B, E, F} {E, F, G} {H, G} {I}</pre>	<pre>{A} {A, B} {A, B, C} {B, C, D} {A, B, C, D} {A, B, C, D} {A, B, C, D, E} {A, B, E, F} {E, F, G} {H, G} {I}</pre>	{A} {A, B} A* A* A* A* A* A* A* A* A* B, C, D} D* A* A* A* A* B, C, D} D* A*	{A} {A, B} A* B* A* A* B* A* B* A* A* A* B* A*	{A}	{A} {A, B} {A* B* C* A* B* C* A* A* B* C* A* A* B* C* A* A* B* C* A*

	Live		R	1 R2	R3	R4	
1: A = 7	{A}		A	*			mov 7 A
2: B = A + 2	{A, B}		A	* B*			add r1 2 r2
3: C = A + B	{A, B,	<b>C</b> }	Α	* B*	C*		add r1 r2 r3
4: D = A + B	{B, C,	D}	D	* B*	C*	(	add r1 r2 r1 free r1 - dead)
5: A = C + B	{A, B,	<b>C</b> , <b>D</b> ]	} D	* B*	<b>C</b> *	<b>A</b> *	add r3 r2 r4
6: $B = C + B$	{A, B,	C, D	} D	* B*	C*	<b>A</b> *	add r3 r2 r2
7: $E = C + D$	{A, B,	, C, D	, E} D	*   E*	C*	<b>A</b> *	st r2 B; add r3 r1 r2
8: $F = C + D$	{A, B,	E, F	}   F	*   E*		<b>A</b> *	add r1 r3 r1 (Free dead )
9: G = A + B 10: H = E + F 11: I = H + G	{E, F, {H, G}	_	F H	_	G* G*		ld b r3; add r4 r3 r3 add r1 r2 r1
12: WRITE(I)	{}						18

	Live				R1	R2	R3	R4	I
1: A = 7	{A}				<b> </b>				mov 7 A
2: B = A + 2	{A, B}				<b>A</b> *	B*			add r1 2 r2
3: C = A + B	{A, B,	<b>C</b> }			<b>A</b> *	B*	<b>C</b> *		add r1 r2 r3
4: D = A + B	{B, C,	D}			D*	B*	C*	(	add r1 r2 r1 free r1 - dead)
5: A = C + B	{A, B,	С,	D}		D*	B*	<b>C</b> *	<b>A</b> *	add r3 r2 r4
6: $B = C + B$	{A, B,	С,	D}		D*	B*	<b>C</b> *	<b>A</b> *	add r3 r2 r2
7: E = C + D	{A, B,	С,	D,	E}	D*	E*	C*	<b>A</b> *	st r2 B; add r3 r1 r2
8: F = C + D	{A, B,	Ε,	F}		F*	E*		<b>A</b> *	add r1 r3 r1 (Free dead )
9: $G = A + B$	{E, F,	G}			F*	E*	G*		`ld b r3; add r4 r3 r3
10: H = E + F	{H, G}	,			H*		G*		add r4 r3 r3 add r1 r2 r1
11: $I = H + G$	{I}				I*				add r1 r3 r1
12: WRITE(I)	{}								write r1
									18

#### **Exercise**

Do bottom-up register allocation with 3 registers. When choosing a register to allocate always choose the lowest numbered one available. When choosing register to spill, choose the non-dirty register that will be used farthest in future. If all registers are dirty, choose the one that is used farthest in future. In case of

a tie, choose the lowest numbered register. A = B + C

$$A = B + C$$

$$C = A + B$$

$$T1 = B + C$$

$$T2 = T1 + C$$

$$D = T2$$

$$E = A + B$$

$$B = E + D$$

$$A = C + D$$

$$T3 = A + B$$

# Top-down register allocation - Example

1: 
$$A = 7$$

$$2: B = A + 2$$

$$3: C = A + B$$

$$4: D = A + B$$

$$5: A = C + B$$

6: 
$$B = C + B$$

7: 
$$E = C + D$$

$$8: F = C + D$$

9: 
$$G = A + B$$

10: 
$$H = E + F$$

11: 
$$I = H + G$$

# references to: 
$$A = 6$$
,  $B = 7$ ,  $C = 5$ ,  $D = 3$ ,  $E = 2$ ,  $F = 2$ ,  $G = 2$ ,  $H = 2$ ,  $I = 2$ 

Assign registers R1, R2, R3, R4 to B, A, C, D resp.

Keep some registers aside (assuming machine has more registers available) for spill.

### Interference Graph

- We can optimize top-down register allocation
- Use liveness info to assign more than one variable to registers
  - Draw a node for every variable
- Draw an edge between two nodes, if they appear together in any set of live variables
- Assign variables that do not share an edge between them to the same register


### Interference Graph - example

#### Live

```
2: B = A + 2
3: C = A + B \mid \{A, B, C\}
4: D = A + B \mid \{B, C, D\}
5: A = C + B \mid \{A, B, C, D\}
6: B = C + B
7: E = C + D
8: F = C + D
9: G = A + B
10: H = E + F \mid \{H, G\}
11: I = H + G
12: WRITE(I)
```

1: A = 7

```
\{A\}
|\{A, B\}|
|\{A, B, C, D\}|
| \{A, B, C, D, E\} 
|\{A, B, E, F\}|
 {E, F, G}
 {I}
```



### Instruction Scheduling

### Instruction Scheduling

- Code generation has created a sequence of assembly instructions
- But that is not the only valid order in which instructions could be executed!

 Different orders can give you better performance, more instruction level parallelism, etc.

### Why do Instruction Scheduling?

- Not all instructions are the same
  - Loads tend to take longer than stores, multiplies tend to take longer than adds
- Hardware can overlap execution of instructions (pipelining)
  - Can do some work while waiting for a load to complete
- Hardware can execute multiple instructions at the same time (superscalar)
  - Hardware has multiple functional units

## Why do Instruction Scheduling? Contd..

- VLIW (very long instruction word)
  - Popular in the 1990s, still common in some DSPs
  - Relies on compiler to find best schedule for instructions, manage instruction-level parallelism
  - Instruction scheduling is vital
- Out-of-order superscalar
  - Standard design for most CPUs (some low energy chips, like in phones, may be in-order)
  - Hardware does scheduling, but in limited window of instructions
  - Compiler scheduling still useful to make hardware's life easier

### How to do Instruction Scheduling?

- Consider constraints on schedule:
  - Data dependences between instructions
  - Resource constraints
- Schedule instructions while respecting constraints
  - List scheduling
  - Height-based heuristic

### Data dependence constraints

Are all instruction orders legal?

$$a = b + c$$

$$d = a + 3$$

$$e = f + d$$

Dependences between instructions prevent reordering

### Data dependences

- Variables/registers defined in one instruction are used in a later instruction: flow dependence
- Variables/registers used in one instruction are overwritten by a later instruction: anti dependence
- Variables/registers defined in one instruction are overwritten by a later instruction: output dependence
- Data dependences prevent instructions from being reordered, or executed at the same time.

### Other constraints

Some architectures have more than one ALU

```
a = b * c These instructions do not have any d = e + f dependence. Can be executed in parallel
```

- But what if there is only one ALU?
  - Cannot execute in parallel
  - If a multiply takes two cycles to complete, cannot even execute the second instruction immediately after the first
- Resource constraints are limitations of the hardware that prevent instructions from executing at a certain time

### Representing constraints

- Dependence constraints and resource constraints limit valid orders of instructions
- Instruction scheduling goal:
  - For each instruction in a program (basic block), assign it a scheduling slot
  - Which functional unit to execute on, and when
  - As long as we obey all of the constraints
- So how do we represent constraints?

### Data dependence graph

- Graph that captures data dependence constraints
- Each node represents one instruction
- Each edge represents a dependence from one instruction to another
- Label edges with instruction latency (how long the first instruction takes to complete → how long we have to wait before scheduling the second instruction)

### Example

- ADD takes I cycle
- MUL takes 2 cycles
- LD takes 2 cycles
- ST takes I cycle

```
LD A, R I

LD B, R2

R3 = R I + R2


LD C, R4

R5 = R4 * R2

R6 = R3 + R5

ST R6, D
```

### Example



### Reservation tables

- Represent resource constraints using reservation tables
- For each instruction, table shows which functional units are occupied in each cycle the instruction executes
  - # rows: latency of instruction
  - # columns: number of functional units
  - T[i][j] marked 

    functional unit j occupied during cycle i
    - Caveat: some functional units are pipelined: instruction takes multiple cycles to complete, but only occupies the unit for the first cycle
- Some instructions have multiple ways they can execute: one table per variant

- Two ALUs, fully pipelined
- One LD/ST unit, not pipelined
- ADDs can execute on ALU0 or ALU1
- MULs can execute on ALU0 only
- LOADs and STOREs both occupy the LD/ST unit

ALU0	ALU1	LD/ST

- Two ALUs, fully pipelined
- One LD/ST unit, not pipelined

ALU0	ALU1	LD/ST

- Two ALUs, fully pipelined
- One LD/ST unit, not pipelined
- ADDs can execute on ALU0 or ALU1

ALU0	ALU1	LD/ST
X		

ADD (1)

ALU0	ALU1	LD/ST
	X	

ADD (2)

- Two ALUs, fully pipelined
- One LD/ST unit, not pipelined
- ADDs can execute on ALU0 or ALU1
- MULs can execute on ALU0 only

ALU0	ALU1	LD/ST
Х		

MUL


- Two ALUs, fully pipelined
- One LD/ST unit, not pipelined
- ADDs can execute on ALU0 or ALU1
- MULs can execute on ALU0 only
- •LOADs and STOREs can execute on LD/ST unit only

ALU0	ALU1	LD/ST
		X


ALU0	ALU1	LD/ST
		Х

**LOAD** 

**STORE** 



### Using tables



# Scheduling

- Can use these constraints to schedule a program
- Data dependence graph tells us what instructions are available for scheduling (have all of their dependences satisfied)
- Reservation tables help us build schedule by telling us which functional units are occupied in which cycle

### List scheduling

- 1. Start in cycle 0
- 2. For each cycle
  - Determine which instructions are available to execute
  - 2. From list of instructions, pick one to schedule, and place in schedule
  - 3. If no more instructions can be scheduled, move to next cycle

Cycle	ALU0	ALUI	LD/ST
0			
I			
2			
3			
4			
5			
6			
7			
8			
9			
10			

### List scheduling - Example

Cycle # Available Scheduled Completed Instruction(s) Instruction(s)

- 1. LD A, R1
- 2. LD B, R2
- 3. R3 = R1 + R2
- 4. LD C, R4
- 5. R5 = R4 \* R2
- 6. R6 = R3 + R5
- 7. ST R6, D

(LD A R1) (LD B R2) (LD C R4)
3 2 2
R3 = R1 + R2 $R5 = R4 * R2$
1,2
R6 = R3 + R5
1 ]
ST R6 D

A	✓		
0	1, 2, 4	1*	,
1	2, 4		
2	2, 4	2*	1
3	4		
4	3, 4	3, 4	2
5			3
6	5	5	4
7			
8	6	6	5
9	7	7	6
1			7
0			

\*an instruction from the list of available instructions is picked at random and scheduled


# List scheduling


- I.LDA,RI
- 2. LD B, R2
- 3.R3 = RI + R2
- 4. LD C, R4
- 5. R5 = R4 \* R2
- 6.R6 = R3 + R5
- 7. ST R6, D


Cycle	ALU0	ALUI	LD/ST
0			1
1			1
2			2
3			2
4	3		4
5			4
6	5		
7			
8	6		
9			7
10			


# Height-based scheduling


- Important to prioritize instructions
  - Instructions that have a lot of downstream instructions dependent on them should be scheduled earlier
- Instruction scheduling NP-hard in general, but heightbased scheduling is effective
- Instruction height = latency from instruction to farthest-away leaf
  - Leaf node height = instruction latency
  - Interior node height = max(heights of children + instruction latency)
- Schedule instructions with highest height first























### Height-based list scheduling

1. LD A, R I 2. LD B, R2 3. R3 = R1 + R2 4. LD C, R4 5. R5 = R4 \* R2 6. R6 = R3 + R5 7. ST R6, D

Cycle	ALU0	ALUI	LD/ST
0			2
-			2
2			4
3			4
4	5		1
5			1
6	3		
7	6		
8	7		
9			
10			

### Instruction Scheduling - Exercise

- •2 ALUs (fully pipelined) and one LD/ST unit (not pipelined) are available.
- •Either of the ALUs can execute ADD (1 cycle). Only one of the ALUs can execute MUL (2 cycles).
- LDs take up an ALU for 1 cycle and LD/ST unit for two cycles.
- •STs take up an ALU for 1 cycle and LD/ST unit for one cycle.
- i) Draw reservation tables, ii) DAG for the code shown iii) schedule using height based list scheduling.

3: LD C R3

4: LD D R4

5: R5 = R1 + R2

6: R6 = R5 \* R3

7: R7 = R1 + R6

8: R8 = R6 + R5

9: R9 = R4 + R7

10: R10 = R9 + R8