### CS323: Compilers Spring 2023

### Week 10: Register allocation, Instruction Scheduling, Control Flow Graphs

Acknowledgements: Milind Kulkarni

### Recall CSE

		Killed	Generated Code
		expression(s)	(assembly)
3 Address Code	Available expression(s)		ld a r1;
	,		ld b r2;
ADD A B T1	{}		add r1 r2 r1
ADD T1 C T2	{"A + B"}	ld c r3	add r1 r3 r2
ADD A B T3	{"A + B", "T1 + C"}		mov r1 r3
ADD T1 T2 C	{"A + B", "T1 + C"}	{"T1+C"}	add r1 r2 r5
			ST r5 C
ADD T1 C T4	{"A + B", "T1 + T2"}		add r1 c r4
ADD T3 T2 D	{"A + B", "T1 + T2",		add r3 r2 r6
	"T1 + C"}		st r6 d
	{"A + B", "T1 + T2",		
	"T1 + C", "T3 + T2"}		
		-	

### **Register Allocation**

• Simple code generation (in CSE example): use a register for each temporary, load from a variable on each read, store to a variable at each write

•What are the problems?

•Real machines have a limited number of registers – one register per temporary may be too many

 Loading from and storing to variables on each use may produce a lot of redundant loads and stores

### **Register Allocation**

- •Goal: allocate temporaries and variables to registers to:
  - •Use only as many registers as machine supports
  - •Minimize loading and storing variables to memory (keep variables in registers when possible)
  - •Minimize putting temporaries on stack ("spilling")

### Global vs. Local

•Same distinction as global vs. local CSE •Local register allocation is for a single basic block

•Global register allocation is for an entire function

Does inter-procedural register allocation make sense? Why? Why not? *Hint: think about caller-save, callee-save registers When we handle function calls, registers are pushed/popped from stack* 

# Top-down register allocation

- For each basic block
  - Find the number of references of each variable
  - Assign registers to variables with the most references
- Details
  - Keep some registers free for operations on unassigned variables and spilling
  - Store dirty registers at the end of BB (i.e., registers which have variables assigned to them)
    - Do not need to do this for temporaries (why?)

# Bottom-up register allocation

- Smarter approach:
  - Free registers once the data in them isn't used anymore
- Requires calculating liveness
  - A variable is live if it has a value that may be used in the future
- Easy to calculate if you have a single basic block:
  - Start at end of block, all local variables marked dead
    - If you have multiple basic blocks, all local variables defined in the block should be *live* (they may be used in the future)
  - When a variable is used, mark as live, record use
  - When a variable is defined, record def, variable dead above this
  - Creates chains linking uses of variables to where they were defined
- We will discuss how to calculate this across BBs later

## Bottom-up register allocation

```
For each tuple op A B C in a BB, do

R<sub>x</sub> = ensure(A)

R<sub>y</sub> = ensure(B)

if A dead after this tuple, free(R<sub>x</sub>)

if B dead after this tuple, free(R<sub>y</sub>)

R<sub>z</sub> = allocate(C) //could use R<sub>x</sub> or R<sub>y</sub>

generate code for op

mark R<sub>z</sub> dirty

At end of BB, for each dirty register

generate code to store register into appropriate variable
```

 We will present this as if A, B, C are variables in memory. Can be modified to assume that A, B and C are in virtual registers, instead

# Bottom-up register allocation

#### ensure(opr)

```
if opr is already in register r
return r
else
```

```
r = allocate(opr)
generate load from opr into r
return r
```

#### free(r)

if r is marked *dirty* and variable is live generate store mark r as free

```
allocate(opr)
if there is a free r
choose r
else
```

choose r to free

free(r)

mark r associated with opr

return r

### Liveness Example

• What is live in this code? *Recall: a variable is live only if its value is used in future.* 

1: $A = B + C$	{A,
2: $C = A + B$	{A,
3: T1 = B + C	{A,
4: T2 = T1 + C	{A,
5: $D = T2$	{A,
6: E = A + B	{C,
7: $B = E + D$	{B,
8: $A = C + D$	{A,
9: T3 = A + B	{T3
10: WRITE(T3)	{}

Liv	ve			
{A,	B}			
{A,	Β,	C		
{A,	Β,	С,	T1}	
{A,	Β,	С,	T2}	
{A,	Β,	С,	D}	
{C,	D,	E		
{Β,	С,	D}		
{A,	Β}			
{T3	}			
{}				

### Comments

Used B, C Killed A

Used A, B Killed C

Used B, C Killed T1

Used T1, C Killed T2

Used T2, Killed D

Used A, B Killed E

Used E, D Killed B

Used C, D Killed A

Used A, B Killed T3 Used T3

Bottom-up	<u>o re</u>	gis	ter	<u>al</u>	0	cati	ion	<u> </u>	<u>Exa</u>	mple
	Li	ve				R1	Regi R2	sters R3	R4	I
1: $A = 7$	{A}					<b>A</b> *				mov 7 r1
2: $B = A + 2$	{A,	Β}				<b>A</b> *	B*			add r1 2 r2
3: $C = A + B$	{A,	Β,	<b>C</b> }			<b>A</b> *	B*	C*		add r1 r2 r3
4: $D = A + B$	{Β,	С,	D}			D*	B*	C*		add r1 r2 r1 (free r1 - dead)
5: $A = C + B$	{A,	Β,	С,	D}		D*	B*	C*	<b>A</b> *	add r3 r2 r4
6: $B = C + B$	{A,	Β,	С,	D}		D* (spil	$B^{*}_{1 r^{2} -}$	C* farthe	A* st, st	add r3 r2 r2 <sup>ore if live and dirty)</sup>
7: $E = C + D$	{A,	Β,	С,	D,	E	D*	E*	C*	A*	add r3 r1 r2
8: F = C + D	{A,	Β,	Ε,	F		F*	E*		A*	add r3 r1 r1 (Free dead )
9: $G = A + B$	{Ε,	F,	G}			F*	E*	G*		$\begin{array}{c} \text{Id } b \ r3; \\ \text{add } r4 \ r3 \ r3 \end{array}$
10: $H = E + F$	{H,	G}				H*		G*		add r2 r1 r1
11: I = H + G	$\{I\}$					I* <sup>(</sup>	Load s:	ince B	not in	reg. Free dead regs) add r1 r3 r1
12: WRITE(I)	{}									write r1
CS323, IIT Dharwad										11

## Instruction Scheduling

### Instruction Scheduling

- Code generation has created a sequence of assembly instructions
- But that is not the only valid order in which instructions could be executed!



 Different orders can give you better performance, more instruction level parallelism, etc.

### Why do Instruction Scheduling?

- Not all instructions are the same
  - Loads tend to take longer than stores, multiplies tend to take longer than adds
- Hardware can overlap execution of instructions (pipelining)
  - Can do some work while waiting for a load to complete
- Hardware can execute multiple instructions at the same time (superscalar)
  - Hardware has multiple functional units

## Why do Instruction Scheduling? Contd..

- VLIW (very long instruction word)
  - Popular in the 1990s, still common in some DSPs
  - Relies on compiler to find best schedule for instructions, manage instruction-level parallelism
  - Instruction scheduling is vital
- Out-of-order superscalar
  - Standard design for most CPUs (some low energy chips, like in phones, may be in-order)
  - Hardware does scheduling, but in limited window of instructions
  - Compiler scheduling still useful to make hardware's life easier

### Instruction Scheduling - Considerations

- •Gather constraints on schedule:
  - Data dependences between instructions
  - •Resource constraints
- •Schedule instructions while respecting constraints
  - List scheduling
  - •Height-based heuristic

### Data dependence constraints

• Are all instruction orders legal?



Dependences between instructions prevent reordering

# Data dependences

- Variables/registers defined in one instruction are used in a later instruction: flow dependence
- Variables/registers used in one instruction are overwritten by a later instruction: anti dependence
- Variables/registers defined in one instruction are overwritten by a later instruction: **output dependence**
- Data dependences prevent instructions from being reordered, or executed at the same time.

# Other constraints

- Some architectures have more than one ALU
  - a = b \* cThese instructions do not have anyd = e + fdependence. Can be executed in parallel
- But what if there is only one ALU?
  - Cannot execute in parallel
  - If a multiply takes two cycles to complete, cannot even execute the second instruction immediately after the first
- **Resource constraints** are limitations of the hardware that prevent instructions from executing at a certain time

# Representing constraints

- Dependence constraints and resource constraints limit valid orders of instructions
- Instruction scheduling goal:
  - For each instruction in a program (basic block), assign it a scheduling slot
  - Which functional unit to execute on, and when
  - As long as we obey all of the constraints
- So how do we represent constraints?

# Data dependence graph

- Graph that captures data dependence constraints
- Each node represents one instruction
- Each edge represents a dependence from one instruction to another
- Label edges with instruction *latency* (how long the first instruction takes to complete → how long we have to wait before scheduling the second instruction)

- ADD takes I cycle
- MUL takes 2 cycles
- LD takes 2 cycles
- ST takes I cycle

LD A, R I LD B, R2 R3 = RI + R2 LD C, R4 R5 = R4 \* R2 R6 = R3 + R5 ST R6, D



- ADD takes I cycle
- MUL takes 2 cycles
- LD takes 2 cycles
- ST takes I cycle



# Reservation tables

- Represent resource constraints using reservation tables
- For each instruction, table shows which functional units are occupied in each cycle the instruction executes
  - # rows: latency of instruction
  - # columns: number of functional units
  - T[i][j] marked ⇔ functional unit *j* occupied during cycle *i* 
    - Caveat: some functional units are *pipelined*: instruction takes multiple cycles to complete, but only occupies the unit for the first cycle
- Some instructions have multiple ways they can execute: one table per variant

- Two ALUs, fully pipelined
- One LD/ST unit, not pipelined
- ADDs can execute on ALU0 or ALU1
- MULs can execute on ALU0 only

- ADD takes I cycle
- MUL takes 2 cycles
- LD takes 2 cycles
- ST takes I cycle
- LOADs and STOREs both occupy the LD/ST unit

ALU0	ALU1	LD/ST

- Two ALUs, fully pipelined
- One LD/ST unit, not pipelined

ALU0	ALU1	LD/ST

- Two ALUs, fully pipelined
- One LD/ST unit, not pipelined
- ADDs can execute on ALU0 or ALU1

- ADD takes I cycle
- MUL takes 2 cycles
- LD takes 2 cycles
- ST takes I cycle

ALU0	ALU1	LD/ST
Х		

ALU0	ALU1	LD/ST
	Х	

ADD (1)

ADD (2)

- Two ALUs, fully pipelined
- One LD/ST unit, not pipelined
- ADDs can execute on ALU0 or ALU1
- MULs can execute on ALU0 only

ALU0	ALU1	LD/ST
X		

- ADD takes I cycle
- MUL takes 2 cycles
- LD takes 2 cycles
- ST takes I cycle

MUL

- Two ALUs, fully pipelined
- One LD/ST unit, not pipelined
- ADDs can execute on ALU0 or ALU1
- MULs can execute on ALU0 only
- LOADs and STOREs can execute on LD/ST unit only

•	ADD	takes	I cyc	le
---	-----	-------	-------	----

- MUL takes 2 cycles
- LD takes 2 cycles
- ST takes I cycle

ALU0	ALU1	LD/ST
		Х
		Х

ALU0	ALU1	LD/ST
		Х

#### LOAD

ADD(I)	ALU0	ALUI	LD/ST		ALU0	ALUI	LD/ST		
	Х			LOAD			Х		
				-			Х		
	ALU0	ALUI	LD/ST		ALU0	ALUI	LD/ST		
ADD(2)		×		STORE			Х		
	ALU0	ALUI	LD/ST						
MUL	Х			Can use rese	Can use reservation tables to see if instruc				

MUL still takes two cycles. Since ALU is fully pipelined, only occupies the ALU for I

tions can be scheduled: see if tables overlap

# Using tables

				-						
	ALU0	ALUI	LD/ST		ALU0	ALUI	LD/ST			
ADD(I)	Х			LOAD			Х			
							Х			
	ALU0	ALUI	LD/ST		ALU0	ALUI	LD/ST			
ADD(2)		X		STORE			×			
MUL	ALU0 X	ALUI	LD/ST	Which of the sequences below are valid?   = run instructions in same cycle ; = move to next cycle						
	ADD   AI ADD   M MUL   M	DD ✓ UL ✓ UL ×		MUL ; MUL   ADE LOAD   MUL 🗸 LOAD ; STORE 🗴	C √ S	TORE ; LO	DAD 🗸			