I) *Do bottom-up register allocation with 3 registers. When choosing a register to allocate always choose the lowest numbered one available. When choosing register to spill, choose the non-dirty register that will be used farthest in future. If all registers are dirty, choose the one that is used farthest in future. In case of a tie, choose the lowest numbered register.* 

1. 
$$
A = B + C
$$
  
\n2.  $C = A + B$   
\n3.  $T1 = B + C$   
\n4.  $T2 = T1 + C$   
\n5.  $D = T2$   
\n6.  $E = A + B$   
\n7.  $B = E + D$   
\n8.  $A = C + D$   
\n9.  $T3 = A + B$   
\n10.  $WRITE(T3)$ 

**Ans:** 



1.  $A = B + C$ 



2.  $C = A + B$ 

Code generated	Register Map	Comments
	(* indicates dirty register)	
ADD R2 R1 R3	$\vert$ R1: B R2: A* R3: C*	ensure(A) returns R2
		ensure(B) returns R1
		allocate(C) returns R3, associates R3 with C
		generate code for ADD
		mark R3 as dirty

## $3. T1 = B + C$



## 4.  $T2 = T1 + C$



## 5.  $D = T2$



## 6.  $E = A + B$



## 7.  $B = E + D$



## $8. A = C + D$



## 9.  $T3 = A + B$



## 10. WRITE(T3)



## **Summarizing:**



II. *Two ALUs (fully pipelined) and one LD/ST unit (not pipelined) are available. Either of the ALUs can execute ADD (1 cycle). Only one of the ALUs can execute MUL (2 cycles). LDs take up an ALU for 1 cycle and LD/ST unit for two cycles. STs take up an ALU for 1 cycle and LD/ST unit for one cycle. i) Draw reservation tables, ii) DAG for the code shown iii) schedule using height based list scheduling.* 



#### **Ans:**

(i)

## **Reservation Tables**

**ADD** 







**MUL** 



LD



LDs take up an ALU (either of the ALUs) for one cycle and LD/ST unit for two cycles. Hence, we show two tables and three rows of

**ST** 





ADDs take up either of the ALUs and occupy that ALU for a single cycle. Hence, we show two tables and a single row of occupancy.

MULs can execute on only one of the ALUs. Hence, we show a single table. Here, I assume that only ALU1 can execute MUL. Further, MULs take up two cycles to complete. Hence, we show two rows of occupancy. The ALUs are fully pipelined. This means that while ALU1 is executing the second cycle of mul1, it is also available to execute another instruction (mul2 / add1 / ld1 / st1 ).

occupancy.

STs take up an ALU (either of the ALUs) for one cycle and LD/ST unit for one cycle. Hence, we show two tables and two rows of occupancy.





(iii) DAG with heights assigned to nodes (height of a leaf node = latency of that instruction. Height of an interior node = maximum of heights of all children + latency of that instruction)





III.

# Assignment  $2 - Q3$  (8 mins)

 $1. X := 2$ 2. Label1:  $3. Y := X + 1$ 4. if  $Z > 8$  goto Label2  $5. X := 3$ 6.  $X := X + 5$ 7.  $Y := X + 5$  $8. X := 2$ 9. if  $Z > 10$  goto Label1  $10.X := 3$ 11.Label2:  $12.Y := X + 2$  $13.X := 0$ 14.goto Label3  $15.X := 10$  $16.X := X + X$ 17.Label3:  $18.Y := X + 1$ 

1. Draw a CFG for the code shown using the methods that we discussed in class Show the set of leaders  $1.$ 

- Show the set of basic  $2.$ blocks
- 2. Apply dead-code elimination. How will the CFG change? Indicate in the previously drawn CFG.

Answer (part 1): leaders: {1, 2/3, 5, 10, 11/12, 15, 17/18} acceptable if you write 2 or 3 as part of the leader set but not both. Similarly, 11/12 and 17/18. Basic Blocks: there are seven basic blocks each having instructions with numbers starting from the leader and up to but not including the next leader.

Answer (part 2): After applying dead-code elimination, the CFG will not contain the basic block having instructions 15, 16

IV.



**OUT** 

 $A, B, C$ 

 $\mathsf{C}$ 

 $\mathsf{C}$ 

 $\{\}$ 

 $A, B, C$ 

**IN** 

 $A, B, C$ 

 $A, B, C$ 

A, C, D

A, C

C

**OUT** 

A, B, C

A, C, D

 $A, B, C$ 

C

 $\{\}$ 



 $\mathsf{C}$ 

B

C

 $A, C, D$ 

Answer:

 $b4$ 

 $b<sub>5</sub>$ 

 $\mathsf{C}$ 

D

Order of computation used in computing the table:

IN\_b4, OUT\_b3, IN\_b3, OUT\_b2, IN\_b2, OUT\_b1, IN\_b1, OUT\_b5, IN\_b5

Change in IN\_b5 requires the edge b2-b5 to be revisited. Hence compute: OUT\_b2, IN\_b2.

Change in IN\_b2 requires OUT\_b1 to be revisited. Hence compute: OUT\_b1, IN\_b1.

IN and OUT sets for other blocks remain the same as earlier.

IN\_b1 and OUT\_b1 don't change. Hence, there are no more edges to be processed and The worklist algorithm halts.

## V.

$$
Assignment 2 - Q5 (5 mins)
$$

$$
\begin{aligned}\n &\text{for}(\underline{i}=1;\underline{i} <10;\underline{i}++) \\
&\text{for}(\underline{j}=1;\underline{j} <10;\underline{j}++) \{ \\
&\text{a}[\underline{i}][\underline{j}] = b[\underline{i}][\underline{j}] + c[\underline{i}][\underline{j}]; \\
&\text{d}[\underline{i}-1][\underline{j}-1] = a[\underline{i}-1][b-1]; \\
&\text{ }\end{aligned}
$$

Name the loops whose iterations can be executed in parallel. If no loops qualify, write 'None'. If one or more loops qualify, for each loop that qualifies explain why the loop iterations can be executed in parallel.  $_{\rm 8}$ 

Answer: Loop j can be executed in parallel. The dependencies are on previous iteration values.